Research Engineer FPGA and Embedded Communications at University of Melbourne